CLB General Slice Timing Model and Parameters - UG474

A simplified 7 series FPGA slice is shown in the following figure. Only the elements relevant to the timing paths described in this section are shown.

Figure 1. Simplified 7 Series FPGA Slice