When CLR is High, all other inputs are overridden and the data output (Q) is driven Low. This signal is available in the FDCE component. The FDCE flip-flop is also cleared by default on power-up.
Note: Using both asynchronous clear and preset on
the same flip-flop requires additional resources and timing paths.