For optimum performance, each SHRUB controller and its associated applications should be affinitized to CPU cores which share an L3 cache.
In Onload-9.1 the SHRUB controller always runs in spinning mode and so requires a dedicated CPU core. From Onload-9.2 onwards the SHRUB Controller is interrupt-driven, enabling multiple SHRUB controllers to run on the same CPU core.