The following list describes some known issues:
- The HWCosim Compilation Target does no support multiple clock designs.
- Only FIFO and Dual Port RAM blocks can be in the top-level of the design when using multiple clocks.
- The behavior of blocks that aid in the crossing of multiple clock domains is not cycle-accurate.
- Waveform Viewer does not display unconnected or terminated output ports.