Selecting the HDL Netlist compilation target in the Vitis Model Composer Hub block tells Model Composer to generate HDL and related files. These files implement the design. Vitis Model Composer also generates auxiliary files that simplify downstream tasks, including design simulation using the Vivado simulator and logic synthesis using Vivado synthesis. Refer to Compilation Types for HDL Library Designs for more details.