For an output source synchronous interface, the design generates a copy of the internal clock and forwards it to the board along with the data. The reference clock for the output data delay constraints usually uses this clock. This occurs whenever the intent is to control and report on the phase relationship (skew) between the forwarded clock and the data. Use the forwarded clock in input and output delay constraints for a system synchronous interface.