The Versal device SelectIO I/O logic primitives have maximum skew requirements between clock pins. Using the optimal clocking topology for the SelectIO I/O logic primitives prevents maximum skew violations. It improves interface timing between the Versal device and the fabric logic. It uses fewer clocking resources.