In AMD devices, the design of all registers
prioritizes set/reset over clock enable. This priority applies regardless of whether the
set/reset is asynchronous or synchronous. To obtain the most optimal result, AMD recommends that you always code the set/reset
before the enable. The if/else constructs within a
synchronous block perform this action if necessary. Coding a clock enable first forces
the reset into the data path and creates additional logic.