Maximize the number of elements affected by the gating signal. It is more power efficient to gate a clock domain at its driving source. Gating each load with a clock enable signal is less efficient.
Maximize the number of elements affected by the gating signal. It is more power efficient to gate a clock domain at its driving source. Gating each load with a clock enable signal is less efficient.