For IDDRE1 clocking in Versal devices, maximum skew requirements exist between the clock and inverted clock pins. To meet the maximum skew requirements, AMD recommends using a single net for the clock and inverted clock pins when using the local inversion.
The following figure shows the optimal configuration that uses the local inversion on the CB pins of the IDDRE1. The optimal configuration guarantees meeting the maximum skew requirement while using fewer global clock resources.
Figure 1. Optimal Clocking Topology for IDDRE1
