The platform-based design flow for Versal adaptive SoC makes it easy to use existing RTL code or Vivado IP as Vitis kernels. Vitis kernels are well-formalized design blocks, which can be automatically integrated in a correct-by-construction manner to extensible platforms using the Vitis v++ linker.