The clock tree topology controls the sequential cells related to input or output ports. You must choose the most appropriate clock to define input or output delay constraints. Define the delay constraint relative to the primary clock if the clock of the I/O path register is a generated clock. The primary clock is defined upstream of the generated clocks. The following section explains some exceptions to this rule.