The following figure shows the clocks generated and connected to the FPGA. The detailed FPGA, clock pin connections, and frequencies for the feature described in this section are further documented in the U200/U250 accelerator card XDC file.
Figure 1.
Alveo
U200/U250 Clocking
