AMD requires using the Vivado IP integrator for designs that target Versal adaptive SoCs. The CIPS/PS Wizard IP contains the platform management controller (PMC). The PMC boots and configures Versal devices. The Versal CIPS/PS Wizard IP is only available within an IP integrator block design. Therefore, at a minimum, you must create some portion of the Versal adaptive SoC design using Vivado IP integrator.
The Vivado IP integrator is a graphical and Tcl-based tool. It allows you to combine various AMD and user-packaged IP-based subsystems into the overall design. This allows you to create complex system designs by instantiating and interconnecting IP cores from the Vivado IP catalog onto a design canvas. The Vivado IP integrator streamlines AXI-based IP connectivity for Versal adaptive SoCs. The Vivado IP integrator also supports GT IP and connectivity IP (such as MRMAC IP), which simplifies GT-based design creation and I/O planning.
For Versal devices, IP integrator facilitates the integration of designs partitioned for different domains (PS/PL/AI Engine). For example, create a hardware platform in the PL domain. It contains various blocks that perform computation and interface to the PS domain, external memory, and I/O. This hardware platform can also connect to an AI Engine block.
Following are the advantages of using IP integrator:
- Allows automatic configuration updates between Versal device-specific blocks
- Allows automatic connectivity between various blocks, which prevents errors
- Allows automation for defining system address maps
- Provides seamless interaction with the Vitis tools, allowing export of custom hardware platforms
You can use an IP integrator block design (BD) in the following ways:
- Sub-module as part of a design
- Top-level of the design hierarchy
The following sections provide IP information that you can access from the Vivado IP integrator to create and configure your Versal adaptive SoC design. For usage information and general hardware platform generation information, refer to the Vivado Design Suite User Guide: Designing IP Subsystems Using IP Integrator (UG994).