sataM_intfpd_ib_qos_cntl (FPD_GPV) Register Description
| Register Name | sataM_intfpd_ib_qos_cntl |
|---|
| Offset Address | 0x000005010C |
|---|
| Absolute Address |
0x00FD75010C (FPD_GPV)
|
|---|
| Width | 32 |
|---|
| Type | rwNormal read/write |
|---|
| Reset Value | 0x00000000 |
|---|
| Description | The QoS control register contains the enable bits for all the regulators. |
|---|
By default, all of the bits are set to 0, and no regulation is enabled. Regulation only takes place when both the enable bit is set, and its corresponding regulation value is non-zero. The QoS regulators are reset whenever they are re-enabled.
sataM_intfpd_ib_qos_cntl (FPD_GPV) Register Bit-Field Summary
| Field Name | Bits | Type | Reset Value | Description |
|---|
| en_awar_ot | 7 | rwNormal read/write | 0x0 | Enable combined regulation of outstanding transactions. |
| en_ar_ot | 6 | rwNormal read/write | 0x0 | Enable regulation of outstanding read transactions. |
| en_aw_ot | 5 | rwNormal read/write | 0x0 | Enable regulation of outstanding write transactions. |
| en_awar_rate | 2 | rwNormal read/write | 0x0 | Enable combined AW/AR rate regulation. |
| en_ar_rate | 1 | rwNormal read/write | 0x0 | Enable AR rate regulation. |
| en_aw_rate | 0 | rwNormal read/write | 0x0 | Enable AW rate regulation. |