OEN_1 (GPIO) Register Description
| Register Name | OEN_1 |
|---|---|
| Offset Address | 0x0000000248 |
| Absolute Address | 0x00FF0A0248 (GPIO) |
| Width | 32 |
| Type | mixedMixed types. See bit-field details. |
| Reset Value | 0x00000000 |
| Description | Output enable (GPIO Bank1, MIO) |
This register operates in exactly the same manner as OEN_0, except that it reflects bank1, which corresponds to MIO[51:26].
OEN_1 (GPIO) Register Bit-Field Summary
| Field Name | Bits | Type | Reset Value | Description |
|---|---|---|---|---|
| Reserved | 31:26 | razRead as zero | 0x0 | Not used, read back as zero |
| OP_ENABLE_1 | 25:0 | rwNormal read/write | 0x0 | Output enables 0: disabled 1: enabled Each bit configures the corresponding pin within the 26-bit bank |