MASK_DATA_3_LSW (GPIO) Register Description
| Register Name | MASK_DATA_3_LSW |
|---|
| Offset Address | 0x0000000018 |
|---|
| Absolute Address |
0x00FF0A0018 (GPIO)
|
|---|
| Width | 32 |
|---|
| Type | mixedMixed types. See bit-field details. |
|---|
| Reset Value | 0x00000000 |
|---|
| Description | Maskable Output Data (GPIO Bank3, EMIO, Lower 16bits) |
|---|
This register operates in exactly the same manner as MASK_DATA_0_LSW, except that it controls the lower 16 bits of bank3, which corresponds to EMIO[15:0].
MASK_DATA_3_LSW (GPIO) Register Bit-Field Summary
| Field Name | Bits | Type | Reset Value | Description |
|---|
| MASK_3_LSW | 31:16 | woWrite-only | 0x0 | Operation is the same as MASK_DATA_0_LSW [MASK_0_LSW] |
| DATA_3_LSW | 15:0 | rwNormal read/write | 0x0 | Operation is the same as MASK_DATA_0_LSW [DATA_0_LSW] |