IRQ_ACK (PMU_IOMODULE) Register Description
| Register Name | IRQ_ACK |
|---|
| Offset Address | 0x000000003C |
|---|
| Absolute Address |
0x00FFD4003C (PMU_IOMODULE)
|
|---|
| Width | 32 |
|---|
| Type | mixedMixed types. See bit-field details. |
|---|
| Reset Value | 0x00000000 |
|---|
| Description | Interrupt Acknowledge Register |
|---|
This register is used as a command register for clearing individual interrupts in IRQ_STATUS and IRQ_PENDING registers. All bits set to 1 clear the corresponding bits in the IRQ_STATUS and IRQ_PENDING registers. The register is write-only
IRQ_ACK (PMU_IOMODULE) Register Bit-Field Summary
| Field Name | Bits | Type | Reset Value | Description |
|---|
| CSU_PMU_SEC_LOCK | 31 | woWrite-only | 0x0 | Secure lockdown request from CSU |
| Reserved | 30 | woWrite-only | 0x0 | reserved |
| INV_ADDR | 29 | razRead as zero | 0x0 | Interrupt for Address Errors generated during accesses to PS SLCRs or PMU Global registers |
| PWR_DN_REQ | 28 | woWrite-only | 0x0 | Interrupt to signal a power-down request |
| PWR_UP_REQ | 27 | woWrite-only | 0x0 | Interrupt to signal a power-up request |
| SW_RST_REQ | 26 | woWrite-only | 0x0 | Interrupt to signal a software-generated reset request |
| HW_RST_REQ | 25 | woWrite-only | 0x0 | Interrupt for all hardware-generated Block Reset requests |
| ISO_REQ | 24 | woWrite-only | 0x0 | Interrupt to signal an isolation request |
| FW_REQ | 23 | woWrite-only | 0x0 | Interrupt to signal a custom request to FW |
| IPI3 | 22 | woWrite-only | 0x0 | Interrupt Associated with IPI slice 3 to PMU |
| IPI2 | 21 | woWrite-only | 0x0 | Interrupt Associated with IPI slice 2 to PMU |
| IPI1 | 20 | woWrite-only | 0x0 | Interrupt Associated with IPI slice 1 to PMU |
| IPI0 | 19 | woWrite-only | 0x0 | Interrupt Associated with IPI slice 0 to PMU |
| RTC_ALARM | 18 | woWrite-only | 0x0 | Interrupt from RTC to signal the Alarm |
| RTC_EVERY_SECOND | 17 | woWrite-only | 0x0 | Interrupt from RTC triggered every second |
| CORRECTABLE_ECC | 16 | woWrite-only | 0x0 | Interrupt for a single bit ECC detection in the PMU RAM |
| Reserved | 15 | razRead as zero | 0x0 | reserved |
| GPI3 | 14 | woWrite-only | 0x0 | GPI3 changed |
| GPI2 | 13 | woWrite-only | 0x0 | GPI2 changed |
| GPI1 | 12 | woWrite-only | 0x0 | GPI1 changed |
| GPI0 | 11 | woWrite-only | 0x0 | GPI0 changed |
| Reserved | 10:7 | razRead as zero | 0x0 | reserved |
| PIT3 | 6 | woWrite-only | 0x0 | PIT3 interrupt enabled |
| PIT2 | 5 | woWrite-only | 0x0 | PIT2 interrupt enabled |
| PIT1 | 4 | woWrite-only | 0x0 | PIT1 interrupt enabled |
| PIT0 | 3 | woWrite-only | 0x0 | PIT0 interrupt enabled |
| Reserved | 2 | razRead as zero | 0x0 | reserved |
| Reserved | 1 | razRead as zero | 0x0 | reserved |
| Reserved | 0 | razRead as zero | 0x0 | reserved |