ATTR_41 (PCIE_ATTRIB) Register - UG1087

Zynq UltraScale+ Devices Register Reference (UG1087)

Document ID
UG1087
Release Date
2024-03-13
Revision
1.10

ATTR_41 (PCIE_ATTRIB) Register Description

Register NameATTR_41
Offset Address0x00000000A4
Absolute Address 0x00FD4800A4 (PCIE_ATTRIB)
Width32
TyperwNormal read/write
Reset Value0x00000160
DescriptionATTR_41

This register should only be written to during reset of the PCIe block

ATTR_41 (PCIE_ATTRIB) Register Bit-Field Summary

Field NameBitsTypeReset ValueDescription
attr_msi_cap_per_vector_masking_capable 9rwNormal read/write0x0MSI Per-Vector Masking Capable. The value is transferred to the MSI Control Register[8]. When set, adds Mask and Pending Dword to Cap structure
attr_msi_cap_on 8rwNormal read/write0x1Indicates that the MSI structures exists. If this is FALSE, then the MSI structure cannot be accessed via either the link or the management port.
attr_msi_cap_nextptr 7:0rwNormal read/write0x60MSI Capabilitys Next Capability Offset pointer to the next item in the capabilities list, or 00h if this is the final capability.