There are four clock outputs to the PL from independent clock generators. The PL clock generators are based on the generic architecture with two clock dividers each plus the clock throttle feature.
The clocks are individually controlled and are asynchronous to each other and all other clocks.