The legacy Quad-SPI controller is programmed to provide a linearly addressable memory space for reads and writes done by system masters with access provided via the XPPU protection unit.
The legacy Quad-SPI controller is programmed to provide a linearly addressable memory space for reads and writes done by system masters with access provided via the XPPU protection unit.