Interrupt to RPU and APU GIC Interrupt Controllers

The pulse length of four clock cycles (SWDT.MODE[IRQLN] = 2'b00) from the watchdog timer is sufficient for the interrupt controller to capture the interrupt using rising-edge sensitivity.