This section describes the steps and the register configuration necessary to perform DMA transfers using various modes supported by the DMA.