Clocking

•Internal PLL per lane.

•Different reference clock inputs per lane, with the ability to share reference clocks between lanes (programmed through PCW).