In this stage the read/write path and delays are checked to make sure they were updated properly and the DRAM is ready for mission mode traffic. Different patterns (simple, complex, PRBS) are used to check the read/write path and minimum margin for CA and DQ.