DDR5 DIMM modules use a Power Management Integrated Circuit (PMIC) on the DIMM to regulate power to the DRAM components. The FPGA memory controller does not directly control or monitor the DIMM PMIC power rails. However, specific signals at the DIMM connector indicate power status and must be handled correctly for proper power sequencing.