Memory Controller Architecture - Memory Controller Architecture - 1.0 English - PG456

This section describes the AMD Versal™ architecture-based DDRMC5 Memory Controller core with an overview of the modules and interfaces.