DQS gate calibration is required to align the internal clock with the incoming DQS strobe to generate the internal DQS gate signal. It also matches the DQS gate signal with the read latency of the Memory device. In this calibration process the internal clock is aligned with the incoming DQS of each byte so that the internally generated gate signal passes all read DQS edges to sample the read data.