| AMD LogiCORE™ IP Facts Table | |
|---|---|
| Core Specifics | |
| Supported Device Family 1 |
AMD Zynq™ UltraScale+™ MPSoC (GTHE4, GTYE4) AMD Versal™ adaptive SoCs (GTYE5, GTYP) |
| Supported User Interfaces | AXI4-Lite, AXI4-Stream |
| Resources | Performance and Resource Utilization web page |
| Provided with Core | |
| Design Files | System Verilog |
| Example Design | System Verilog |
| Test Bench | Not Provided |
| Constraints File | Xilinx Constraints File |
| Simulation Model | Not Provided |
| Supported S/W Driver 2 | Linux |
| Tested Design Flows 3 | |
| Design Entry | AMD Vivado™ Design Suite |
| Simulation | For supported simulators, see the Vivado Design Suite User Guide: Release Notes, Installation, and Licensing (UG973). |
| Synthesis | Vivado Synthesis |
| Support | |
| All Vivado IP Change Logs | Master Vivado IP Change Logs: 72775 |
| Support web page | |
|
|