These are AXI transactors that connect LTPI cores to system-level buses for configuration, control, and monitoring. They allow simulation of real-world traffic and register accesses.
These are AXI transactors that connect LTPI cores to system-level buses for configuration, control, and monitoring. They allow simulation of real-world traffic and register accesses.