Supplies clocks to the SCM and HPM cores, FIFOs, and stimulus/checker modules. Critical for simulating realistic protocol timing.