Select Include Shared Logic in core if:
- You do not require direct control over the MMCM and PLL generated clocks
- You want to manage multiple customizations of the core for multi-core designs
- This is the first MIPI TX CPHY/DPHY core in a multi-core system. These components are included in the core, and their output ports are also provided as core outputs.