The VDU core uses in-built DPLL for generating the following clocks:
- VDU Decoder core clock (upto 800 MHz)
- VDU MCU clock (upto 571 MHz)
The AMD Vivado™ wrapper for VDU should handle programming of DPLL to get the required clocks. This programming is static.