Simulation Settings - 1.0 English - PG406

In the Flow Navigator click Simulation > Simulation Settings. This opens the Project Settings menu on the Simulation tab as shown.

Figure 1. Simulation Settings

Set the Target simulator to Verilog Compiler Simulator (VCS). Follow the instructions in the Target Simulator pop-up to compile the libraries.

Figure 2. Target Simulator