| LogiCORE IP Facts Table | |
|---|---|
| Core Specifics | |
| Supported Device Family 1 | AMD UltraScale+™ , AMD UltraScale™ , 7 series FPGAs, AMD Zynq™ 7000 SoC AMD Versal™ adaptive SoC |
| Supported User Interfaces | AXI Master Lite, AXI4-Lite |
| Resources |
Performance and Resource Use web page for Warp Filter IP Performance and Resource Use web page for Warp Initializer IP |
| Provided with Core | |
| Design Files | Not Provided |
| Example Design | Verilog |
| Test Bench | Not Provided |
| Constraints File | Xilinx Design Constraints (XDC) |
| Simulation Model | Encrypted RTL |
| Supported S/W Driver 2 |
Standalone |
| Tested Design Flows 3 | |
| Design Entry | AMD Vivado™ Design Suite |
| Simulation | For supported simulators, see the Vivado Design Suite User Guide: Release Notes, Installation, and Licensing (UG973). |
| Synthesis | Vivado Synthesis |
| Support | |
| Release Notes and Known Issues | Master Answer Record: 76221 |
| All Vivado IP Change Logs | Master Vivado IP Change Logs: 72775 |
| Support web page | |
|
|