This chapter contains information about the RFSoC DFE FFT example design provided in the AMD Vivado™ Design Suite. Note that the example design is provided for simulation purposes only. Synthesis, implementation, and bitstream generation are not supported.