Register Space - 1.0 English

DPUCAHX8L for Convolutional Neural Networks Product Guide (PG366)

Document ID
PG366
Release Date
2024-03-25
Version
1.0 English

The DPU IP implements registers in programmable logic. The following tables show the DPU IP registers. These registers are accessible from the APU through the s_axi_control interface.