For timing critical designs, based on the amount of data that is being stored in PL, additional pipeline registers are required on the data path to spread the PL logic across the device to achieve optimal performance (frequency). This is achieved by enabling Auto-pipeline registers which insert registers in the AI Engine-PL interface to meet timing requirements. This is managed by the AI Engine compiler