Resets - 1.0 English

An asynchronous reset (sys_rst) input is provided. This active-High reset must assert for a minimum of 20 cycles of the Versal ACAP logic clock.

For more information on reset, see the Reset Sequence section.