Clock input period jitter must be ≤ 3 ps RMS. The input clock should always be clean and stable. The IP functionality is not guaranteed if this input system clock has a glitch, discontinuous, etc.