Maximum Frequencies
For all target devices, this IP core is expected to support the maximum clock frequency of the connected memory device.
Latency
After initialization is complete, this IP core introduces no latency in the patheway between the Slave and Master AXI interfaces.