2-Step Insertion - 2.3 English

Versal Devices Integrated 100G Multirate Ethernet MAC Subsystem Product Guide (PG314)

Document ID
PG314
Release Date
2024-05-30
Version
2.3 English

Egress 2-step timestamping makes use of a timestamping command port which operates in conjunction with the AXI4-Stream data interface. The user logic requests a 2-step timestamp when the first cycle of data for the given frame is presented to the AXI4-Stream bus. Along with this request is a 16-bit timestamp ID, which is carried through to the egress timestamp interface.

After the timestamp is taken, the timestamp value (TS) is made available on the timestamp interface, along with the corresponding timestamp ID. The timestamp is a 55-bit value in the following figure.
Figure 1. Egress 2-Step Timestamp