In this calibration stage, internal delays are measured to determine the number of fine taps required to equal a quarter clock memory period. This is referred to as a coarse tap.
| Register Name | Quantity | Description |
|---|---|---|
| Fx_CALBISC_RL_DLY_QTR | 1 | Number of fine taps to equal ¼ memory clock period. |