DDRMC-NSU - 1.0 English

Versal Adaptive SoC Programmable Network on Chip and Integrated Memory Controller 1.0 LogiCORE IP Product Guide (PG313)

Document ID
Release Date
1.0 English

Each DDR memory controller has a partial NSU (DDRMC-NSU) for each port. The DDRMC-NSU serves to convert from the NoC packet domain to the memory controller domain without first converting to AXI protocol.