DB-to-DRAM Write Delay (MWD) Cycle Training

DB-to-DRAM Write Delay (MWD) Cycle Training - 1.1 English

Versal Adaptive SoC Programmable Network on Chip and Integrated Memory Controller 1.1 LogiCORE IP Product Guide (PG313)

Document ID

PG313

Release Date

2024-11-13

Version

1.1 English

This training finds the right cycle to maintain the set Write Latency value in the DRAM. In this training mode, the host pre-programs the data buffer MPR registers with the expected pattern, issues write commands to load the data into memory, and issues reads to the memory. The data buffer compares the read data with the expected data and feeds back the result on to the DQ bus. Calibration identifies the correct cycle based on the result of the comparison.