The HBM Controller checks for any pending write commands that overlap the address range required by a new read or write transaction. If one exists, the controller holds the new transaction until the previous command is complete. The same operation occurs for pending reads if ECC error write back is enabled.