AXI Configuration Assumptions - AXI Configuration Assumptions - 1.1 English - PG313

Versal Adaptive SoC Programmable Network on Chip and Integrated Memory Controller 1.1 LogiCORE IP Product Guide (PG313)
Document ID
PG313
Release Date
2026-06-23
Version
1.1 English

Each NMU and NSU has a configurable data width to allow you to define the interface width of the NMU or NSU.

For the NMU AXI-MM interface, the AxSize input of the transaction defines the AxSize of the master.

For the NSU AXI-MM interface, the following assumptions imply the AxSize of the slave:

  • For modifiable transactions, the AxSize of the slave must be equal to the interface width of the slave. This defines the NSU packing width in modifiable transactions.
  • For non-modifiable transactions, the slave must support the AxSize of the master or smaller. This is because the NSU either narrows or downsizes the transfer from the AxSize of the Master to the Slave interface.
  • AxSize of the DDRMC is fixed at 4 (128-bit). The NMU always upsizes or downsizes into the AxSize of 4 (128-bit) for DDR transactions.

For AXI4-Stream:

  • Only PL and AI Engine interfaces use AXI-S.
  • TDEST signal support for soft interconnect.