The integrated DDRMC can also be configured as two independent DDR interfaces of 16 or 32 data bits each. This section describes the Non-Flipped 2x32 LPDDR4/4X interface.
Figure 1. Connections for a 2x32 LPDDR4/4x Interface
Nibble utilization for 2x32 interface using two x32 components in the non-flipped configuration is shown in the following figure. This pinout provides the maximum interface performance compared to the 2x32 pin efficient version. DQ indicates data nibbles, AC indicates Address/Command/Control nibbles, sys_clk indicates a nibble comprising the System Clock pair, RESET_n, and ALERT_n signals. Refer to Clocking for System Clock details.
Important: The
nibble utilization figure is based on the fixed pinout output by Vivado for this configuration.
Figure 2. Nibble Utilization for 2x32 Component Interface (Non-Flipped)
