The UHD-SDI example design uses the v_vid_gt_bridge core to configure Versal GTYP transceivers and provide options to select the transceiver reference clocking.
LCPLL is allocated for the SMPTE UHD-SDI RX transceiver and SMPTE UHD-SDI TX in this
pass-through design.