Restart State Register (0x0008) - 2.6 English

Zynq UltraScale+ RFSoC RF Data Converter v2.6 Gen 1/2/3/DFE LogiCORE IP Product Guide (PG269)

Document ID
Release Date
2.6 English
Table 1. Restart State Register (0x0008)
Bit Default Value Access Type Description
31:16 - - Reserved
15:8 00 R/W Start

Enabled tiles only. Start and End states for the power-on sequence. The default start state of 0x00 and end state of 0x0F should be used to enable the converters and a start state of 0x00 and an end state of 0x03 should be used to stop the converters. When a 1 is written to the bit in the Restart Power-on State Machine Register for tile<n>, the power-on state machine is started from the start state and runs to the end of the end state specified in this register.

See Power-up Sequence for details about restarting and power-down.

7:0 0F R/W End